Introducing a new RISC-V Mainboard from DeepComputing

frame.work

cross-posted to:
technology@beehaw.org

Introducing a new RISC-V Mainboard from DeepComputing

frame.work

starman@programming.dev to

RISC-V@lemmy.mlEnglish · 2 years ago

cross-posted to:
technology@beehaw.org

We’re excited to share a preview of a Framework Laptop 13 Mainboard with a new CPU architecture.

You must log in or # to comment.

Chat

RISC-V@lemmy.ml

riscv@lemmy.ml

Create a post

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

riscv.org

Youtube | Twitter

Matrix space

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
1 user / week
1 user / month
121 users / 6 months
1 local subscriber
1.21K subscribers
201 Posts
198 Comments
Modlog

mods:
testman@lemmy.ml